

At reset state, when the CLK=0V, the Mtail transistor turned off and Ms1 and Ms2 transistors turned on then. This causes that the OUTp and OUTn nodes being charged for VDD amount. In comparing state when CLK= VDD, the Ms1 and Ms2 transistors turned off and Mtail turned on. At this moment the voltage of OUTp and OUTn nodes is still equals to VDD that compared based on INp and INn voltage difference. For example if the INp> INn, then the current will be Ip>In, that causes the rapid OUTn node discharged towards the OUTp node. When the OUTn node voltage reaches to VDD-Vthp amount, the OUTp node has not been discharged that makes the M4 transistor off and the M6 transistor ON. This charges the OUTp node for VDD amount. Finally the M5 transistor turned off and M3 turned on, charging the OUTp node for VDD amount, using the latch positive feedback property. This causes the f OUTn node full discharge to zero; The vice versa situation will be occurred when the INp< INn.




Fig2. The Strong Arm comparator transient response

As it can be seen in figure 2, the lag time consists of two part, t_0 and t_{latch}
 $t_{delay} = t_0 + t_{latch}$ (1)

t_0 shows the CL Capacitor discharge connected to OUTp and OUTn nodes. Until the first transistor of Channel P (M5/M6) turned on, when the $I_{np} > I_{nn}$, the I_p current will be greater than I_n , causes the rapid discharge of OUTn node than the OUTp, the lag time is stated as below:

$$t_0 = \frac{C_L |V_{thp}|}{I_p} \cong 2 \frac{C_L |V_{thp}|}{I_{tail}} \quad (2)$$

In relation 2 for the small changes, ΔI_{in} , it can be written:

$$I_p = I_{tail}/2 + \Delta I_{in} \cong I_{tail}/2$$

Second lag time, t_{latch} , relates to the back to back inverters; this time depends on ΔV_{out} and ΔV_0 . ΔV_{out} shows the train to train output oscillation at the output discharge (Outn and Outp). ΔV_0 shows the internal voltage of the back to back inverters. The lag time of t_{latch} stated as below (Choi, R.Y.-K et.al, 2012.):

$$t_{latch} = \frac{C_L}{g_{m,eff}} \ln \left(2 \frac{\Delta V_{out}}{\Delta V_0} \right) \quad (3)$$

As it can be seen the t_{latch} is dependent to the ΔV_{out} and ΔV_0 via a Logarithmic relationship. And $g_{m,eff}$ is the effective conductivity of two back to back inverters. ΔV_0 is the voltage difference of Outn and Outp at $t=t_0$ and obtained as below:

$$\begin{aligned} \Delta V_0 &= |Out_p(t=t_0) - Out_n(t=t_0)| \\ &= V_{thp} \frac{I_n t_0}{C_L} \\ &= V_{thp} \left(1 - \frac{I_n}{I_p} \right) \end{aligned} \quad (4)$$

In relation 4 the current difference, $\Delta I_{in} = |I_p - I_n|$, is so smaller than I_p and I_n , therefore it is possible to approximate the I_p with the half of I_{tail} , then we have:

$$\begin{aligned} \Delta V_0 &= |V_{thp}| \frac{\Delta I_{in}}{I_p} \approx 2 |V_{thp}| \frac{\Delta I_{in}}{I_{tail}} \\ &= 2 |V_{thp}| \frac{\sqrt{2\beta_{1,2} I_{tail}} \Delta V_{in}}{I_{tail}} \end{aligned} \quad (5)$$

$$=2|V_{thp}| \sqrt{2 \frac{\beta_{1,2}}{I_{tail}} \Delta V_{in}} \quad (6)$$

$\beta_{1,2}$ is the conductivity coefficient of M1 and M2 transistors. Substituting the 3 and 6 relations we have:

$$t_{latch} = \frac{C_L}{g_{m,eff}} \ln \left(\frac{\Delta V_{out} \sqrt{I_{tail}}}{\Delta V_{in} \sqrt{2\beta_{1,2}} |V_{thp}|} \right) \quad (7)$$

The output voltage oscillation, $\Delta V_{out} = VDD/2$ gained from the internal voltage difference ΔV_0 at the output voltage drop (Out_p and Out_n). Therefore the half of voltage resource considered the threshold inverter or SR latch (Babayan-Mashhadi, 2013). Substituting the relations 1, 2 and 7 we have:

$$t_{delay} = 2 \frac{C_L |V_{thp}|}{I_{tail}} + \frac{C_L}{g_{m,eff}} \ln \left(\frac{VDD \sqrt{I_{tail}}}{2 \Delta V_{in} \sqrt{2\beta_{1,2}} |V_{thp}|} \right) \quad (8)$$

As it can be seen in relation 8, the lag time dependence on some factors. The lag time has a direct relation to the load capacitor (C_L). The effect of I_{tail} is obvious in t_0 and t_{latch} it has an inverse relation to t_0 and a direct relation to t_{latch} and $I_{tail}^{\frac{1}{2}}$. Generally the lag time is reduced with increasing in I_{tail} . Also the effect of ΔV_{in} and ΔV_{out} is obvious in t_{latch} . V_{in} voltage has an indirect relation to the lag time, when the V_{in} increases the I_{tail} will increase and the internal voltage decreases subsequently. Unit current tail of this comparator is the negative property. Tail current decreasing causes the I_p and I_n reduction subsequently ($I_{tail} = I_p + I_n$) and it rises the lag time. For the lag time reduction it is better to increase the I_{tail} (D. Shinkelet. al, 2007).

Double tail dynamic comparator

In this comparator the less back to back transistors have been used than the Strong Arm comparators. Therefore this comparator can have a good performance in low voltage.

This comparator consists of two current tail that upper tail is independent of V_{cm} (shared voltage). Also it uses two o'clock for the activeness and inactiveness of initial and middle Amplifier that are used as the latch input for the kickback noise effects reduction (Figueiredo, P.M,2006 and Shinkelet. al , 2007).




Fig3. Double tail comparator schematic

Circuit performance is as below. The beginning state of circuit is in $CLK=0$, in this situation the M_{tail1} and M_{tail2} turned off and M_3 and M_4 turned on. The C_p and C_n nodes being charged via the M_3 and M_4 transistors equal to VDD . As a result of this, the middle class, as a key that consists of M_{S1} and M_{S2} transistors, turned on and caused the Out_p and Out_n discharging to the zero. The comparing situation take place when the $CLK=VDD$. In this situation the M_3 and M_4 transistors turned off while the M_{tail1} and M_{tail2} turned on. In setting time, the voltage of C_n and C_p nodes equal to VDD . The C_n and C_p nodes discharge to the zero with $\frac{I_{tail1}}{C_{Cn,p}}$ velocity based on input voltage difference (IN_p and IN_n).




Fig4. Transient response of double tail comparator

In this comparator the lag time based on relation 2 consists of two part. First part relates to the capacitor discharging ($C_{L1,2}$), connected to $Out_{p,n}$ until the first voltage of n-channel transistor reaches to the V_{thn} to turn on (t_0). Therefore the t_0 obtained as below:

$$(9) 2 \frac{V_{thn} C_{L out}}{I_{tail 2}} = t_0 = \frac{V_{thn} C_{L out}}{I_{D1}}$$

I_{D1} current in this transistor considered as M_6 . When the first n-channel transistor turned on, the Out_n node voltage discharged to the zero, then the M_5 transistor turned off and M_7 turned on, caused the Out_p node charging to the VDD amount. The lag time of latch obtained from relation 3. Calculating the internal voltage difference of ΔV_0 at t_0 is as below:

$$\begin{aligned} \Delta V_0 &= |Out_p(t = t_0) - Out_n(t = t_0)| \\ &= V_{thn} - \frac{I_{D2} t_0}{C_{L out}} \\ &= V_{thn} \left(1 - \frac{I_{D2}}{I_{D1}} \right) \end{aligned} \quad (10)$$

In upper relation the current difference, $\Delta I_{in} = |I_{D1} - I_{D2}|$, is so lesser than I_{D1} and I_{D2} . Therefore the I_{D1} can be approximated by the half of I_{tail2} current. Then it can be written:

$$\Delta I_{latch} = |I_{D1} - I_{D2}| = g_{mS1,2} \Delta V_{cp/cn} \quad (11)$$

Having the relation 10 and 11:

$$\begin{aligned} \Delta V_0 &= V_{thn} \frac{\Delta I_{latch}}{I_{D1}} \approx 2 V_{thn} \frac{\Delta I_{latch}}{I_{tail 2}} \\ &= 2 V_{thn} \frac{g_{mS1,2}}{I_{tail 2}} \Delta V_{cp/cn} \end{aligned} \quad (12)$$

As it can be seen in relation 12, the internal voltage difference (ΔV_0) at the moment t_0 is dependent on conductivity coefficient of M_{s1} and M_{s2} transistors and the output voltage difference of first class. The output voltage difference of first class obtained as below:

$$\begin{aligned} \Delta V_{cp/cn} &= |V_{cp}(t = t_0) - V_{cn}(t = t_0)| \\ &= t_0 \frac{|I_p - I_n|}{C_{L cp,n}} \\ &= t_0 \frac{g_{m1,2} \Delta V_{in}}{C_{L cp,n}} \end{aligned} \quad (13)$$

In these relations the I_p and I_n relates to the $M1$ and $M2$ transistor currents that discharge the C_p and C_n nodes.

$$\Delta I_{in} = g_{m1,2} \Delta V_{in} \quad (14)$$

From the relations 12, 13 and 14 we have:

$$\left(2 \frac{V_{thn}}{I_{tail 2}} \right)^2 \Delta V_0 = \frac{C_{L out}}{C_{L cp,n}} g_{mS1,2} g_{m1,2} \Delta V_{in} \quad (15)$$

The internal voltage difference of latch at t_0 moment, depends on input conductivity coefficient of middle class and the capacitor ratio of $C_{L out}$, $C_{L cp,n}$ and $I_{tail 2}$. The output voltage oscillation, $\Delta V_{out} = V_{DD}/2$, obtained from the internal voltage, ΔV_0 , at the output voltage drop. Therefore the half of voltage resource considered as the threshold inverter or the SR latch (Babayan-Mashhadi, 2013). The lag time obtained from the relations 1, 9 and 15.

$$t_{delay} = t_0 + t_{latch}$$

$$\begin{aligned}
 &= 2 \frac{V_{thn} C_{L\ Out}}{I_{tail\ 2}} + \frac{C_{L\ Out}}{g_{m,eff}} \ln\left(\frac{\Delta V_{Out}}{\Delta V_0}\right) \\
 &= 2 \frac{V_{thn} C_{L\ Out}}{I_{tail\ 2}} + \frac{C_{L\ Out}}{g_{m,eff}} \ln\left(\frac{V_{DD} \cdot C_{Lcp,n} \cdot I_{tail\ 2}^2}{C_{L\ Out} \cdot g_{mS1,2} g_{m1,2} \Delta V_{in} 4V_{thn}^2}\right) \quad (16)
 \end{aligned}$$

Designed dynamic comparator





Fig5. The designed comparator schematic

In this comparator the start state is when the CLK=0V, in this condition the M_{tail1} and M_{tail2} transistors turned off while MR1 and MR2 transistors turned on. In this state the Out_p and Out_n outputs are charged to VDD. In set state, when the CLK=VDD, the MR1 and MR2 are off while M_{tail1} and M_{tail2} turned ON. In this situation the I_p current is bigger than I_n , causes the rapid discharge of Out_n node than the Out_p . When the Out_n voltage reaches to the $V_{DD}-V_{thp}$ the comparing is begun that M6 transistor turned off and M8 turned ON. In this state Out_p charged to VDD, causes the M7 transistor turned off and M5 turned ON, causes the feedback stability in latch. This comparator consists of two part same as the previous comparators.



The first part (t_0), relates to the capacitor discharge time. Upon to relation 2:

$$t_0 = \frac{C_L |V_{thp}|}{I_p} \cong 2 \frac{C_L |V_{thp}|}{(I_{tail\ 1} + I_{tail\ 2})} \quad (17)$$

Based on relation 17, the capacitor discharge time has the inverse relation to the total current of two current tail, causes the rapid discharge of capacitor and lag time reduction subsequently. The second part (t_{latch}), relates to the latch lag time. Upon to the relation 3:

$$t_{latch} = \frac{C_L}{g_{m,eff}} \ln\left(2 \frac{\Delta V_{Out}}{\Delta V_0}\right)$$

$$\begin{aligned} \Delta V_0 &= |Out_p(t = t_0) - Out_n(t = t_0)| \\ &= V_{thp} \cdot \frac{I_n t_0}{C_L} \\ &= V_{thp} \left(1 - \frac{I_n}{I_p}\right) \\ &= V_{thp} \left(\frac{\Delta I_{in}}{I_p}\right) \end{aligned}$$

In upper relation the current difference, $\Delta I_{in} = |I_p - I_n|$, is very smaller than I_p and I_n ; therefore the I_p can be approximated by the half of $I_{tail1} + I_{tail2}$ current. Therefore it can be written:

$$\square V_0 = 2 \cdot V_{thp} \left(\frac{\Delta I_{in}}{(I_{tail1} + I_{tail2})} \right) \quad (18)$$

From the relation 11 and 18:

$$\Delta V_0 = 2 \cdot V_{thp} \left(\frac{g_{m1,2} \Delta I_{in}}{(I_{tail1} + I_{tail2})} \right) \quad (19)$$

From the relation 3 and 19:

$$t_{latch} = \frac{C_L}{g_{m,eff}} \cdot \ln \left(\frac{(I_{tail1} + I_{tail2}) \Delta V_{out}}{V_{thp} g_{m1,2} \Delta V_{in}} \right) \quad (20)$$

As it can be seen in relation 20, the latch lag time has a direct relation to the total current of tail 1 and 2, also it has an inverse relation to M1 and M2 transistors. In this relation the tail 1 current is dependent on input voltage while the tail 2 current is a constant current resource that active and inactive by a clock. The output voltage oscillation, $\Delta V_{out} = VDD/2$, obtained from the internal voltage, ΔV_0 , difference at the output voltage drop. So, the half of voltage resource considered as the threshold inverter voltage or SR latch (Babayan and Mashhadi, 2013). We have from 1, 17 and 20:

$$t_{delay} = t_0 + t_{latch} \\ t_{delay} = \frac{2C_L |V_{thp}|}{(I_{tail1} + I_{tail2})} + \frac{C_L}{g_{m,eff}} \cdot \ln \left(\frac{VDD (I_{tail1} + I_{tail2})}{2V_{thp} g_{m1,2} \Delta V_{in}} \right) \quad (21)$$

As it is obvious in relation 21, the lag time has been reduced than two aforementioned relations, that simulation results approves it.

The comparator's kickback noise

Basically in comparator circuits, the huge voltage changes in latch nodes is coupled via the para static capacitors of transistor to the comparator circuit entrance. This operation causes the input voltage confusion in comparator and the error in its performance. This error in comparators, is called kickback noise (Figueiredo, P.M et.al, 2006 and Babayan-Mashhadi, 2013). The Strong Arm and the designed comparators have the higher kickback noise error, because they are not isolated from the latch comparator, while the double tail comparator has the small kickback noise because it is isolated from the latch comparator.




Fig7. The kickback noise range versus the input voltage domain

Offset voltage of comparators

Offset voltage is the difference of input DC voltage consists of a comparator, APMP and amplifier. Offset voltage in low voltage comparator causes the logical level and undesirable behavior in digital circuit output, subsequently it causes the incorrect performance of comparators and the higher energy consumption.

Therefore the offset voltage should be studied and evaluated in very sensitive applications. The comparators have been optimized in this study and the transistor's parameters have been considered that an offset standard deviation is equal to 4(mV) with the shared input voltage equal to 1.1(V) (Babayan-Mashhadi, 2013 and D. Shinkelet. al, 2007).




Fig8. The suggested comparator offset (50 times iteration)

Simulation

In this study the simulation has been performed using the CMOS 0.18um technology, comparing the three Strong Arm, Double Tail and suggested comparator. In figure 8 the lag time and in figure 9 the velocity versus the constant voltage resource (VDD) has been plotted. Also in figure 10 the lag time and in figure 11 the velocity upon to the voltage resource (Vcm, Common Mode Voltage) has been plotted.




Fig8. Simulation of lag time ($V_{cm}=VDD-0.1(V)$, $V_{in}=50(mV)$)




Fig9. Simulation of speed conversion ($V_{cm}=VDD-0.1(V)$, $V_{in}=50(mV)$)

Based on figure 8 the lag time decreases with the voltage resource increasing also the lag time of suggested comparator is lesser than two others as the lag time in comparator 1 at $VDD=1.2(V)$, increases from 161.037(ps) to 1.18659 (ns) at $VDD=0.6(V)$. Upon to figure 9 the speed of suggested comparator is more than two others as it speed increases at $VDD=0.8(V)$ from 2.8G/s to 6.2G/s at $VDD=1.2(V)$.




Fig10. Lag time simulation ($V_{in}=50(mV)$, $VDD=1.2(V)$)




Fig11. Speed conversion simulation ($V_{in}=50(mV)$, $VDD=1.2(V)$)




Fig12. Suggested comparator lag time versus the voltage resource




Fig13. Suggested comparator lag time versus the input voltage resource domain

Table1. The suggested comparator properties

amount	parameter
180-nm CMOS	technology
1.2 V	Voltage resource
15.194 (μW)	The amount of energy consumption in 100MHz frequency (Vcm=1.1 V , ΔVin= 25 mV)
240.452 (ps)	The worst state of lag time (Vcm=0.6 V , ΔVin= 1mV)
3.658454 (mV)	(1-sigma) , (σos) The input voltage offset
2.44 (fJ)	energy efficiency (Vcm=1.1 V , ΔVin= 25 mV)
151.94 (fJ)	Energy in each cycle (Vcm=1.1 V , ΔVin= 25 mV)
6.2 (Giga/per second)	(Vcm=1.1 V , ΔVin= 25 mV) Speed
23.45 (um) * 14.505 (um)	Approximated chipset area

Table2. Comparing the comparator properties

Suggested Comparator	Double Tail	Strong Arm	Comparator properties
900MHz	1.8GHz	900MHz	Sampling maximum frequency
44 (mV)	6(mV)	55(mV)	Kickback noise @($\Delta V_{in}=10mV$)
151.94 (fJ)	202.81 (fJ)	114.1 (fJ)	Each cycle energy ($V_{cm}=1.1 V$) ($\Delta V_{in}= 25 mV$)
2.44 (fJ)	6.74 (fJ)	10.311 (fJ)	Energy efficiency
6.2 (Giga/per Second)	2.94 Giga/per second))	2 (Giga/per second)	speed (Giga/per second)
3.658454 (mV)	4.357 (mV)	4.02 (mV)	Input voltage offset ($V_{cm}=1.1V$)(1-sigma) , (σ_{os})
23.45 (um) * 14.505 (um)	31.295 (um) * 13.875 (um)	25.41 (um) * 14.77 (um)	Chipset approximated area




Fig14. The suggested comparator layout

II. Conclusion

In this article, the complete analysis of dynamic comparators has been studied and their terms have been extracted. Also two Strong Arm and Double Tail comparators have been analyzed, and based on analytical analysis a fast and optimized low voltage comparator has been introduced. The simulation results and the comparing performance table show the better performance of suggested comparators than the Strong Arm and Double Tail comparators.

References:

- [1]. Tony Chan Carusone, David A. Johns, Kenneth W. Martin, ANALOG INTEGRATED CIRCUIT DESIGN, Second Edition
- [2]. Yongfu Li, Wei Mao, Zhe Zhang, Yong Lian , 17-20 Nov. 2014 , An Ultra-Low Voltage Comparator with Improved Comparison Time and Reduced Offset Voltage, Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on ,pp 407 – 410.
- [3]. Halim, I.S.A. ; Fac. of Electr. Eng., Univ. Teknol. Mara, Shah Alam, Malaysia ; Abidin, N.A.N.B.Z. ; Rahim, A.A.A. , 28-30 Sept. 2011 , Low power CMOS charge sharing dynamic latch comparator using 0.18um technology , Micro and Nanoelectronics (RSM), 2011 IEEE Regional Symposium on , pp156 – 160
- [4]. Choi, R.Y.-K. ; Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong, China ; Chi-ying Tsui , 5-8 Aug. 2012 , A novel offset cancellation technique for dynamic comparator latch , Circuits and Systems (MWSCAS), 2012 IEEE 55th International Midwest Symposium on , pp614 – 617.
- [5]. Wicht, B. ; Mixed-Signal Power & Control, Texas Instruments Deutschland GmbH, Freising, Germany ; Nirschl, T. ; Schmitt-Landsiedel, D. , July 2004 , Yield and speed optimization of a latch-type voltage sense amplifier , Solid-State Circuits, IEEE Journal of (Volume:39, Issue: 7) , pp1148 – 1158
- [6]. Babayan-Mashhadi, S. ; Electr. Eng. Group of Eng. Dept., Ferdowsi Univ. of Mashhad, Mashhad, Iran ; Lotfi, R. , 11 February 2013 , Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , Very Large Scale Integration (VLSI) Systems, IEEE Transactions on (Volume:22, Issue: 2) , pp343 – 352
- [7]. Figueiredo, P.M. ; Chipidea Microelectron. SA, Porto Salvo, Portugal ; Vital, J.C. , July 2006 , Kickback noise reduction techniques for CMOS latched comparators , Circuits and Systems II: Express Briefs, IEEE Transactions on (Volume:53, Issue: 7) , pp541 - 545

- [8]. Razavi, B., Spring 2015 , The StrongARM Latch [A Circuit for All Seasons] , Solid-State Circuits Magazine, IEEE (Volume:7, Issue: 2) , pp12 – 17
- [9]. D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, Feb. 2007 , “A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time,” in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 314–315.